Main Page | Alphabetical List | Data Structures | Directories | File List | Data Fields | Globals | Related Pages

c64xxdefs.h File Reference

Defines which are common to C64XX device type. More...

This graph shows which files directly or indirectly include this file:

Go to the source code of this file.

Defines

#define C64XXDEFS_H
#define SHMEM_INTERFACE   0
 Interface number for shared memory interface. ============================================================================.
#define PCI_INTERFACE   1
 Interface number for PCI interface. ============================================================================.
#define VLYNQ_INTERFACE   2
 Interface number for VLYNQ interface. ============================================================================.
#define DSPLINK_BUF_ALIGN   128
 Value of Align parameter to alloc/create calls. ============================================================================.
#define DSP_MAUSIZE   1
 Size of the DSP MAU (in bytes). ============================================================================.
#define CACHE_L2_LINESIZE   128
 Line size of DSP L2 cache (in bytes). ============================================================================.
#define ADD_PADDING(padVar, count)   Uint16 padVar [count] ;
 Macro to add padding to a structure. ============================================================================.
#define DSPLINK_ALIGN(x, y)   (Uint32)((Uint32)((x + y - 1) / y) * y)
#define DSPLINK_16BIT_PADDING   ((CACHE_L2_LINESIZE - sizeof (Uint16)) / 2)
 Padding required for alignment of a 16-bit value (for L2 cache) in 16-bit words. ============================================================================.
#define DSPLINK_32BIT_PADDING   ((CACHE_L2_LINESIZE - sizeof (Uint32)) / 2)
 Padding required for alignment of a 32-bit value (for L2 cache) in 16-bit words. ============================================================================.
#define DSPLINK_BOOL_PADDING   ((CACHE_L2_LINESIZE - sizeof (Bool)) / 2)
 Padding required for alignment of a Boolean value (for L2 cache) in 16-bit words. ============================================================================.
#define DSPLINK_PTR_PADDING   ((CACHE_L2_LINESIZE - sizeof (Void *)) / 2)
 Padding required for alignment of a pointer value (for L2 cache) in 16-bit words. ============================================================================.
#define DRV_CTRL_SIZE
 Padding required for DSP L2 cache line alignment within DRV control structure. ============================================================================.
#define DRV_PADDING
#define IPS_EVENT_ENTRY_PADDING
 Padding length for IPS event entry. ============================================================================.
#define IPS_CTRL_PADDING
 Padding length for IPS control structure. ============================================================================.
#define DSPLINKIPS_CTRL_PADDING
 Padding length for the DSPLINKIPS shared configuration structure. ============================================================================.


Detailed Description

Defines which are common to C64XX device type.

============================================================================

Path:
/db/swcoe_asp/DSPLINK_Build/dsplink_linux_1_65_00_03/dsplink/dsp/inc/C674X/
Version:
1.65.00.03 ============================================================================
Copyright:
Copyright (C) 2002-2009, Texas Instruments Incorporated - http://www.ti.com/
Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

* Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.

* Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

* Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ============================================================================

Definition in file c64xxdefs.h.


Define Documentation

#define ADD_PADDING padVar,
count   )     Uint16 padVar [count] ;
 

Macro to add padding to a structure. ============================================================================.

============================================================================

Constant:
ADD_PADDING

Definition at line 106 of file c64xxdefs.h.

#define C64XXDEFS_H
 

Definition at line 44 of file c64xxdefs.h.

#define CACHE_L2_LINESIZE   128
 

Line size of DSP L2 cache (in bytes). ============================================================================.

============================================================================

Constant:
CACHE_L2_LINESIZE

Definition at line 98 of file c64xxdefs.h.

#define DRV_CTRL_SIZE
 

Value:

(   (sizeof (Uint32) * 23)                      \
                            +  (sizeof (Char) * DSP_MAX_STRLEN)            \
                            +  (sizeof (Uint32) * 4))
Padding required for DSP L2 cache line alignment within DRV control structure. ============================================================================.

============================================================================

Constant:
DRV_PADDING

Definition at line 179 of file c64xxdefs.h.

#define DRV_PADDING
 

Value:

Definition at line 183 of file c64xxdefs.h.

#define DSP_MAUSIZE   1
 

Size of the DSP MAU (in bytes). ============================================================================.

============================================================================

Constant:
DSP_MAUSIZE

Definition at line 90 of file c64xxdefs.h.

#define DSPLINK_16BIT_PADDING   ((CACHE_L2_LINESIZE - sizeof (Uint16)) / 2)
 

Padding required for alignment of a 16-bit value (for L2 cache) in 16-bit words. ============================================================================.

============================================================================

Constant:
DSPLINK_16BIT_PADDING

Definition at line 143 of file c64xxdefs.h.

#define DSPLINK_32BIT_PADDING   ((CACHE_L2_LINESIZE - sizeof (Uint32)) / 2)
 

Padding required for alignment of a 32-bit value (for L2 cache) in 16-bit words. ============================================================================.

============================================================================

Constant:
DSPLINK_32BIT_PADDING

Definition at line 152 of file c64xxdefs.h.

#define DSPLINK_ALIGN x,
 )     (Uint32)((Uint32)((x + y - 1) / y) * y)
 

Definition at line 134 of file c64xxdefs.h.

#define DSPLINK_BOOL_PADDING   ((CACHE_L2_LINESIZE - sizeof (Bool)) / 2)
 

Padding required for alignment of a Boolean value (for L2 cache) in 16-bit words. ============================================================================.

============================================================================

Constant:
DSPLINK_BOOL_PADDING

Definition at line 161 of file c64xxdefs.h.

#define DSPLINK_BUF_ALIGN   128
 

Value of Align parameter to alloc/create calls. ============================================================================.

============================================================================

Constant:
DSPLINK_BUF_ALIGN

Definition at line 82 of file c64xxdefs.h.

#define DSPLINK_PTR_PADDING   ((CACHE_L2_LINESIZE - sizeof (Void *)) / 2)
 

Padding required for alignment of a pointer value (for L2 cache) in 16-bit words. ============================================================================.

============================================================================

Constant:
DSPLINK_PTR_PADDING

Definition at line 170 of file c64xxdefs.h.

#define DSPLINKIPS_CTRL_PADDING
 

Value:

(  (CACHE_L2_LINESIZE                    \
                                    - (   sizeof (Uint32)                   \
                                       +  (sizeof (Uint32) * 6))) / 2)
Padding length for the DSPLINKIPS shared configuration structure. ============================================================================.

============================================================================

Constant:
DSPLINKIPS_CTRL_PADDING

Definition at line 211 of file c64xxdefs.h.

#define IPS_CTRL_PADDING
 

Value:

(  (CACHE_L2_LINESIZE                              \
                          - (sizeof (Void *) * 6)) / 2)
Padding length for IPS control structure. ============================================================================.

============================================================================

Constant:
IPS_CTRL_PADDING

Definition at line 202 of file c64xxdefs.h.

#define IPS_EVENT_ENTRY_PADDING
 

Value:

(  (CACHE_L2_LINESIZE                          \
                                - ((sizeof (Uint32)) * 3)) / 2)
Padding length for IPS event entry. ============================================================================.

============================================================================

Constant:
IPS_EVENT_ENTRY_PADDING

Definition at line 193 of file c64xxdefs.h.

#define PCI_INTERFACE   1
 

Interface number for PCI interface. ============================================================================.

============================================================================

Constant:
PCI_INTERFACE

Definition at line 66 of file c64xxdefs.h.

#define SHMEM_INTERFACE   0
 

Interface number for shared memory interface. ============================================================================.

============================================================================

Constant:
SHMEM_INTERFACE

Definition at line 58 of file c64xxdefs.h.

#define VLYNQ_INTERFACE   2
 

Interface number for VLYNQ interface. ============================================================================.

============================================================================

Constant:
VLYNQ_INTERFACE

Definition at line 74 of file c64xxdefs.h.


Generated on Fri Jul 16 14:34:03 2010 for DSP/BIOSLink by  doxygen 1.4.4